Skip to content
#

lmb

Here are 9 public repositories matching this topic...

Stoic-V: a deterministic RV32IM + Zba/Zbb/Zbs + Zicsr (M-mode) RISC-V soft core in SystemVerilog. No caches, speculation, or branch prediction, so timing is operand-independent and WCET is statically analysable. Drop-in replacement for the AMD MicroBlaze-V via the LMB v10 interface; closes 250 MHz on UltraScale+.

  • Updated Jun 13, 2026
  • SystemVerilog

Improve this page

Add a description, image, and links to the lmb topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the lmb topic, visit your repo's landing page and select "manage topics."

Learn more