-
Infineon
- Munich
-
06:21
(UTC -12:00)
Highlights
- Pro
Popular repositories Loading
-
-
fpga-dsp-demo
fpga-dsp-demo PublicFixed-point DSP pipeline in VHDL: FIR filter, matched filter, peak detector — GHDL simulated, Python verified
VHDL
-
semiconductor-platform
semiconductor-platform PublicSemiconductor Test Data Intelligence Platform — synthetic wafer/die analytics, yield analysis, anomaly detection
JavaScript
-
-
word2vec-numpy
word2vec-numpy PublicSkip-gram Word2Vec with Negative Sampling in pure NumPy, trained on text8
Python
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.


