GitHub - v0r0bb/uart_pl: PL-based UART IP core interfaced with the PS in Zynq 7000 SoC · GitHub

Name		Name	Last commit message	Last commit date
Latest commit History 8 Commits
docs		docs
inc		inc
peakRDL		peakRDL
rtl		rtl
src		src
tb		tb
.gitignore		.gitignore
Makefile		Makefile
run_sim.tcl		run_sim.tcl
tree.txt		tree.txt

About

PL-based UART IP core interfaced with the PS in Zynq 7000 SoC

fifo apb4

Report repository

Releases

No releases published

Packages

Contributors

Languages