SPIFFS Bitstreamloader for the Spartan Edge Accelerator Board
8-bit multiplier module implemented on SystemVerilog meant for the xc7s50csga324-1 Spartan 7 FPGA
This project mainly focuses on building an ALU which performs arithmetic and logic functions using verilog and FPGA
A Verilog-based implementation of a 4-bit Binary Coded Hexadecimal to 7-Segment Display Decoder on Spartan-7 FPGA. The design converts binary inputs into human-readable hexadecimal digits (0–F) and displays them in real-time. It includes modular RTL design, simulation, synthesis, and hardware verification using Xilinx Vivado.
Add a description, image, and links to the spartan-7 topic page so that developers can more easily learn about it.
To associate your repository with the spartan-7 topic, visit your repo's landing page and select "manage topics."