Skip to content
BranchesTags

Latest commit

 

History

4 Commits

Folders and files

NameName
Last commit message
Last commit date
Documentation
Documentation
 
 
db
db
 
 
incremental_db
incremental_db
 
 
output_files
output_files
 
 
simulation/modelsim
simulation/modelsim
 
 
.DS_Store
.DS_Store
 
 
ADD.vhd
ADD.vhd
 
 
ADD_4BIT.vhd
ADD_4BIT.vhd
 
 
ALU.vhd
ALU.vhd
 
 
DUT.qsf
DUT.qsf
 
 
DUT.qws
DUT.qws
 
 
DUT.vhd
DUT.vhd
 
 
DUT_nativelink_simulation.rpt
DUT_nativelink_simulation.rpt
 
 
Gates.vhd
Gates.vhd
 
 
IITB-RISC-23.qpf
IITB-RISC-23.qpf
 
 
InstructionMemory.vhd
InstructionMemory.vhd
 
 
MUX_8To1.vhd
MUX_8To1.vhd
 
 
NAND_16.vhd
NAND_16.vhd
 
 
NOR_ZBIT.vhd
NOR_ZBIT.vhd
 
 
PC_Incrementer.vhd
PC_Incrementer.vhd
 
 
Priority_encoder.vhd
Priority_encoder.vhd
 
 
Processor.vhd
Processor.vhd
 
 
README.md
README.md
 
 
Register_file.vhd
Register_file.vhd
 
 
SE6.vhd
SE6.vhd
 
 
SE9.vhd
SE9.vhd
 
 
SUBTRACT.vhd
SUBTRACT.vhd
 
 
Stage1.vhd
Stage1.vhd
 
 
Stage2.vhd
Stage2.vhd
 
 
Stage4.vhd
Stage4.vhd
 
 
Stage5.vhd
Stage5.vhd
 
 
Stage6.vhd
Stage6.vhd
 
 
TRACEFILE.txt
TRACEFILE.txt
 
 
Testbench.vhd
Testbench.vhd
 
 
XOR_16.vhd
XOR_16.vhd
 
 
bitRegister.vhd
bitRegister.vhd
 
 
complementer.vhd
complementer.vhd
 
 
controller.vhd
controller.vhd
 
 
data_memory.vhd
data_memory.vhd
 
 
demux_8to1.vhd
demux_8to1.vhd
 
 
hazard_unit.vhd
hazard_unit.vhd
 
 
mux16to1.vhd
mux16to1.vhd
 
 
mux2to1_16bits.vhd
mux2to1_16bits.vhd
 
 
mux2to1_3bits.vhd
mux2to1_3bits.vhd
 
 
mux2x1_16.vhd
mux2x1_16.vhd
 
 
mux4to1.vhd
mux4to1.vhd
 
 
mux4to1_3bits.vhd
mux4to1_3bits.vhd
 
 
mux4to1_for_BLE.vhd
mux4to1_for_BLE.vhd
 
 
mux_2to1_8.vhd
mux_2to1_8.vhd
 
 
pipelineReg1.vhd
pipelineReg1.vhd
 
 
pipelineReg2.vhd
pipelineReg2.vhd
 
 
pipelineReg3.vhd
pipelineReg3.vhd
 
 
pipelineReg4.vhd
pipelineReg4.vhd
 
 
pipelineReg5.vhd
pipelineReg5.vhd
 
 
reg_with_reset.vhd
reg_with_reset.vhd
 
 
stage3.vhd
stage3.vhd
 
 
zero_appender_Carry.vhd
zero_appender_Carry.vhd
 
 
zero_appender_Imm.vhd
zero_appender_Imm.vhd
 
 

Repository files navigation

Pipelined-Processor-Design

Designed a 6-stage pipelined Processor which can execute 26 different instructions and implemented it in code in VHDL

Course Project - Microprocessors (EE309)

Team Members -

  1. Omkar Nitsure (Roll No - 210070057)
    Github - https://github.com/omkarnitsureiitb
  2. Ojas Karanjkar (Roll No - 210070040)
    Github - https://github.com/Ojas1905
  3. Sanket Kothawade (Roll No - 210070044)
    Github - https://github.com/sankethk1
  4. Kushal Gajbe (Roll No - 210070048)
    Github - https://github.com/KushalGajbe

About

Designed a Single Cycle 6-stage pipelined Processor which can execute 26 different instructions and implemented it in code in VHDL

Topics

pipelined-riscvhdl

Resources

Readme
Activity

Stars

0 stars

Watchers

1 watching

Forks

1 fork
Report repository

Releases

Packages

Contributors

Languages