Skip to content
View kshitijnarendrakumar's full-sized avatar

Block or report kshitijnarendrakumar

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. IIR_Filter IIR_Filter Public

    Forked from Maze-0508/IIR_Filter

    Direct Form-I IIR biquad in Verilog, synthesized with Cadence Genus. My contribution: functional simulation and synthesis-report analysis.

    Verilog

  2. AES128-UVM AES128-UVM Public

    Forked from Maze-0508/AES128-UVM

    Layered UVM testbench for an AES-128 encryption core with a C golden model via DPI-C. Added functional coverage closure analysis.

    SystemVerilog

  3. RV32I_Core RV32I_Core Public

    Forked from Maze-0508/RV32I_Core

    5-stage pipelined RISC-V RV32I core in Verilog with forwarding and hazard detection. Added defect analysis and a verification plan.

    Verilog