Skip to content

bingbingwei/Verilog_CPU

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

45 Commits
 
 
 
 
 
 
 
 
 
 

Repository files navigation

CPU simulation

Features

  • A simulation of an simple pipeline CPU
  • Contains Forwarding, prebranching features

Technique

  • using Verilog
  • Basic Knowledge of pipeline CPU and avoidance with hazards

About

No description, website, or topics provided.

Resources

Stars

Watchers

Forks

Releases

Packages

Contributors

Languages