Skip to content

Take-YourTime/Digital-System-Laboratory

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

26 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Digital-System-Laboratory

The course teaching the logic circuit of adder, multiplier, comparator, decoder, multiplexer, latches & flip flops, registers, counters, memory by using verilog.

2023.09 ~ 2024.01


⚠️ Disclaimer

The contents of this repository are for personal study and academic exchange only.

If you are currently taking a related course, it is recommended that you implement the solutions yourself after referring to the logic. Please do not directly copy and paste to maintain academic integrity.

The copyright of some questions and PDF instructions belongs to the NSYSU course instructor.

About

The course teaching the logic circuit of adder, multiplier, comparator, decoder, multiplexer, latches & flip flops, registers, counters, memory by using Verilog.

Topics

Resources

Stars

1 star

Watchers

0 watching

Forks

Releases

No releases published

Packages

 
 
 

Contributors