GitHub - LorenzoServolini/Minimum-voltage: Description and synthesis (Register-transfer level) of hardware that takes three voltages as input via A/D converters (using the soc/eoc handshake) and returns the minimum value to the consumer using dav/rfd handshake.

Name		Name	Last commit message	Last commit date
Descrizione.v		Descrizione.v
Sintesi.v		Sintesi.v
Sottrattore.v		Sottrattore.v
Specifica.pdf		Specifica.pdf

About

Description and synthesis (Register-transfer level) of hardware that takes three voltages as input via A/D converters (using the soc/eoc handshake) and returns the minimum value to the consumer using dav/rfd handshake.

handshake hardware-description-language register-transfer-level verilog

Activity

1 star

1 watching

0 forks

Report repository

Navigation Menu

About

Used by

Contributors

Languages

Latest commit

History

Folders and files

About

Topics

Stars

Watchers

Forks

Used by

Contributors

Languages