Skip to content
View Arpith173's full-sized avatar

Block or report Arpith173

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Arpith173/README.md

Hi, I'm Arpith 👋

About Me

Electronics & VLSI Design Engineering student passionate about building digital systems that run on actual hardware. I work with FPGAs, write Verilog, and explore the world of VLSI Technology.

🔧 What I Work With

  • HDL: Verilog
  • Tools: Xilinx Vivado, Cadence Virtuoso, MATLAB
  • Hardware: Artix-7 FPGA, Nexys 4
  • Focus Areas: RTL Design, FPGA Implementation, RISC-V, Hardware Acceleration

📫 How to Reach Me

🎯 Currently

Looking for 6-month internships in FPGA Design, Digital Design, or Hardware Validation starting April 2026.


Building things that actually work in silicon, not just simulation.

Pinned Loading

  1. Semicon-AI-Restoration Semicon-AI-Restoration Public

    PyTorch U-Net solution for AI-based restoration of degraded semiconductor inspection images. KLA Hackathon 2026.

    Python