Skip to content
View AZsnake's full-sized avatar
:atom:
Thinking
:atom:
Thinking
6 followers · 9 following

Achievements

Achievement: Pair ExtraordinaireAchievement: Pull SharkAchievement: YOLO

Achievements

Achievement: Pair ExtraordinaireAchievement: Pull SharkAchievement: YOLO

Highlights

  • Pro

Block or report AZsnake

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
AZsnake/README.md

Hi there 👋

      ___           ___           ___           ___           ___           ___           ___     
     /  /\         /  /\         /  /\         /__/\         /  /\         /__/|         /  /\    
    /  /::\       /  /::|       /  /:/_        \  \:\       /  /::\       |  |:|        /  /:/_   
   /  /:/\:\     /  /:/:|      /  /:/ /\        \  \:\     /  /:/\:\      |  |:|       /  /:/ /\  
  /  /:/~/::\   /  /:/|:|__   /  /:/ /::\   _____\__\:\   /  /:/~/::\   __|  |:|      /  /:/ /:/_ 
 /__/:/ /:/\:\ /__/:/ |:| /\ /__/:/ /:/\:\ /__/::::::::\ /__/:/ /:/\:\ /__/\_|:|____ /__/:/ /:/ /\
 \  \:\/:/__\/ \__\/  |:|/:/ \  \:\/:/~/:/ \  \:\~~\~~\/ \  \:\/:/__\/ \  \:\/:::::/ \  \:\/:/ /:/
  \  \::/          |  |:/:/   \  \::/ /:/   \  \:\  ~~~   \  \::/       \  \::/~~~~   \  \::/ /:/ 
   \  \:\          |  |::/     \__\/ /:/     \  \:\        \  \:\        \  \:\        \  \:\/:/  
    \  \:\         |  |:/        /__/:/       \  \:\        \  \:\        \  \:\        \  \::/   
     \__\/         |__|/         \__\/         \__\/         \__\/         \__\/         \__\/

                                              AZsnake

Pinned Loading

  1. AES-128-Verilog AES-128-Verilog Public

    高性能 AES-128 Verilog 加密核心实现。采用 11 级流水线架构，支持 100MHz 工作频率，并针对 FPGA 引脚限制设计了优化的 32 位多路复用总线接口。设计完全兼容 FIPS-197 标准，兼顾高吞吐量与低资源消耗。

    Verilog

  2. dukrian-website dukrian-website Public

    Modern marketing and on-site shopping experience for Dukrian, a Singapore-based seller of premium Pahang Highland Blackgold Musang King (MSW) and related durian products. This is a rework of the or…

    TypeScript

  3. RentHubMain/renthub-docs RentHubMain/renthub-docs Public

    RentHub 综合文档门户 — 涵盖项目综述、Git 协作规范、AI Vibe Coding 指南、法律文档等等，帮助团队快速上手开发。纯文档仓库，不含业务代码。许可：CC BY-NC-ND 4.0

    Python 1