Skip to content

Latest commit

 

History

History
60 lines (52 loc) · 1.66 KB

File metadata and controls

60 lines (52 loc) · 1.66 KB

Lizard -- Logic Wizard

This is a VHDL simulator made for half year project during 6th semester of computer enginnering of IOE pulchowk.

How to run

  1. Clone the repo and get inside the folder.
git clone --depth=1 https://github.com/rls129/Lizard/`
cd Lizard
  1. Create a virtual env and activate it.
python -m venv .venv
source .venv/bin/activate # OR
.venv/bin/Activate.ps1
  1. Install all dependencies from requirements.txt. pip install -r requirements.txt
  2. Run the application python main.py

Example Code

entity comparator_1bit is
end entity comparator_1bit;

architecture Behavioral of comparator_1bit is
        signal b_i           :  std_logic;
        signal a_i           :  std_logic;
        signal B_less_A_o    :  std_logic;
begin
    B_less_A_o <= a_i and (b_i nand b_i);

    process is 
    begin
        a_i <= '0';
        b_i <= '0';
        wait for 100 ns;
        a_i <= '0';
        b_i <= '1';
        wait for 100 ns;
        a_i <= '1';
        b_i <= '0';
        wait for 100 ns;
        a_i <= '1';
        b_i <= '1';
        wait for 100 ns;
        wait;
    end process;

end architecture Behavioral;

Outputs

Screen error Sucessful output network