README.md

A single-cycle RISC-V processor written in Verilog as a semestral assignment for BI-APS at FIT CTU. It is able to run simple programs, like verifying primality (Melcr_Josef_prog1.asm).